SPECIFICATION AMENDMENTS

Amend the paragraph that begins in line 2 on page 10 as follows (this paragraph has been amended previously):

The foregoing description has been given on the assumption that the transient current In Nowing into the logic gate is mostly the short circuit current Is. With the recent microfabrication of CMOS circuits, wiring delay becomes dominant over the gate delay. This implies that, assuming that the transition time of the input voltage is fixed, the ratio of the charging current I_C to the output signal line OUT is higher than the ratio of the short circuit current Is in the transient current IG that flows into the CMOS logic gate. Hence, the time when the waveform of the transient current Io of the logic gate reaches its peak is dependent on the ration ratio between the capacitance charging current I_C and the short circuit current Is. When the capacitance charging current Ic is smaller than the short circuit current Is, the peak of the waveform of the transient current IG coincides with the peak of the short circuit current Is. Since the peak of the short circuit current Is coincides with the time of transition of the input voltage, the peak of the transient current I_G precedes the transition time of the logic gate output. Conversely, when the capacitance charging current Ic is larger than the short circuit current Is, the peak of the waveform of the transient current Ic concurs with the peak of the current Ic. Since the capacitance charging current Ic is related to the voltage transition on the output signal line OUT, the peak of the transient current IG virtually coincides with the transition time of the output from the logic gate.

BEST AVAILABLE COPY

Docket: KPQ089